Hardware compilation, configurable platforms and ASICs for self-validating sensors

نویسنده

  • Ian Page
چکیده

We describe the use of hardware compilation techniques to provide a exible interfacing and computing platform for building self-validating (SEVA) sensors. SEVA technology has been developed at Ox-ford as a generic method of supplying a real-time guarantee on the quality of a physical measurement as well as the measurement itself. We describe the reconngurable hardware platforms that have been constructed to support this work and the development tools and techniques used to generate new sensor implementations quickly and reliably. We further describe the compilation of SEVA systems into RISC-based ASIC technology for mass market applications.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

ASICs, Processors, and Configurable Computing

represents a new computational middle ground that fills the existing void between conventional microprocessors and ASICs. This point of view is based upon the observation that FPGAs share some similarities with both processors and ASICs. FPGAs are seen as similar to processors because they are customized in the field by the end-user by downloading configuration data into the device. They can al...

متن کامل

Parallelization in Co-Compilation for Configurable Accelerators - A Host / Accelerator Partitioning Compilation Method

Fig. 1: Makimoto’s wave: summarizing the history of paradigm shifts in semiconductor markets. the future? Abstract— The paper introduces a novel co-compiler and its “vertical” parallelization method, including a general model for co-operating host/accelerator platforms and a new parallelizing compilation technique derived from it. Small examples are used for illustration. It explains the exploi...

متن کامل

Framework for architecture-independent run-time reconfigurable applications

Configurable Computing Machines (CCMs) have emerged as a technology with the computational benefits of custom ASICs as well as the flexibility and reconfigurability of general-purpose microprocessors. Significant effort from the research community has focused on techniques to move this reconfigurability from a rapid application development tool to a run-time tool. This requires the ability to c...

متن کامل

Pixie: A heterogeneous Virtual Coarse-Grained Reconfigurable Array for high performance image processing applications

Coarse-Grained Reconfigurable Arrays (CGRAs) enable ease of programmability and result in low development costs. They enable the ease of use specifically in reconfigurable computing applications. The smaller cost of compilation and reduced reconfiguration overhead enables them to become attractive platforms for accelerating high-performance computing applications such as image processing. The C...

متن کامل

Highly configurable platforms for embedded computing systems

Platform chips, which are pre-designed chips possessing numerous processors, memories, coprocessors, and field-programmable gates arrays, are becoming increasingly popular. Platforms eliminate the costs and risks associated with creating customized chips, but with the drawbacks of poorer performance and energy consumption. Making platforms highly configurable, so they can be tuned to the partic...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997